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Abstract—Experimental and modeling results are reported for
high-performance strained-silicon heterojunction bipolar tran-
sistors (HBTs), comprising a tensile strained-Si emitter and
a compressively strained Si0.7Ge0.3 base on top of a relaxed
Si0.85Ge0.15 collector. By using a Si0.85Ge0.15 virtual substrate
strain platform, it is possible to utilize a greater difference in
energy band gaps between the base and the emitter without strain
relaxation of the base layer. This leads to much higher gain,
which can be traded off against lower base resistance. There is
an improvement in the current gain β of 27× over a conventional
silicon bipolar transistor and 11× over a conventional SiGe HBT,
which were processed as reference devices. The gain improvement
is largely attributed to the difference in energy band gap between
the emitter and the base, but the conduction band offset between
the base and the collector is also important for the collector
current level.
Index Terms—Band-gap engineering, BiCOMS integration,
stained-Si heterojunction bipolar transistor (HBT).
I. INTRODUCTION
I T IS now more than 20 years since the pseudomorphicsilicon germanium (SiGe) heterojunction bipolar transistor
(HBT) has been demonstrated and ten years since it has been
introduced in a commercial product [1]. Since that time, it
has become an established device for high-speed applications
due to its excellent RF performance and compatibility with
CMOS processing. It has enabled silicon-based technology to
penetrate the rapidly growing market for wide bandwidth and
wireless telecommunications once reserved for more expensive
III–V technologies. The key idea in HBT design has been the
use of SiGe in the base. SiGe reduces the base energy band
gap Eg , leading to an increase in current gain. The gain can
subsequently be traded off against the reduced base resistance
RB . The energy band gap reduces with increasing Ge com-
position in SiGe, increasing the strain in an epitaxial layer of
SiGe grown on a Si substrate. As a result, the amount of Ge,
and therefore the gain, is limited by the total strain that can be
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accommodated within the base layer thickness [2]. Growing the
SiGe layer beyond a certain critical thickness can lead to strain
relaxation by the generation of defects. However, if the strain in
the SiGe base is somehow reduced for a given Ge composition,
then higher Ge concentrations become viable. This concept is
explored by fabricating strained-Si (εSi) HBTs on a strain-
relaxed SiGe buffer [3].
Carrier transport in planar CMOS devices benefits from
strain engineering, and in Si technology, it is recognized as
an essential technology booster for CMOS. Performance en-
hances because strained Si improves channel mobility. It has
been incorporated into manufactured products since the 90-nm
generation of CMOS using process-induced stressors [4], but it
was investigated prior to this using virtual substrates of SiGe to
generate channel strain [5]–[7]. A biaxial strained-Si channel,
which improves the nMOSFET performance, can be achieved
with the epitaxial growth of a Si layer on top of a strain-relaxed
SiGe buffer layer, often referred to as the virtual substrate.
The lattice spacing of the Si layer follows the larger lattice
spacing of the underlying relaxed SiGe, which results in tensile
strain. In turn, the virtual substrate results from the growth of a
thick SiGe layer on a Si substrate. Relaxation in the SiGe can
be induced by promoting the formation of misfit dislocations
during the early stages of growth [8].
The degree of strain, in the thin Si layers grown epitaxially
on a relaxed Si1−xGex virtual substrate, is engineered through
the choice of Ge composition x. The degree of strain, and thus
performance enhancement achieved in strained-Si MOSFETs
using virtual substrates, was large [9] and highlighted the poten-
tial of strain engineering. The same virtual substrate technology
can be used to grow compressively strained Si1−yGey layers
epitaxially. For a given layer thickness, the Ge composition per-
missible prior to strain relaxation will be increased by a factor
(x−y). Thus, the use of virtual substrates allows an increase in
the Ge composition of the base layer, which will increase gain.
Potential issues of using virtual substrate technology include
reduced wafer uniformity in terms of electrical performance
due to material defects, associated with the additional epitaxy
stages, which may trigger recombination mechanisms in the
HBT. In addition, increased self-heating in devices can result
from the use of thick SiGe layers [10]–[12].
Carrier transport in bipolar transistors and HBTs can be
understood in terms of the diffusion of minority carriers down
a concentration gradient. The current gain β is given by [13]
β =
IC
IB
≈ n
2
iBDnBWENDE
n2iEDpEWBNAB
=
DnBWENDENCBNVB
DpEWBNABNCENVE
e
q(EGE−EGB)
kT (1)
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where niB is the intrinsic carrier concentration in the base,
DnB is the electron diffusion coefficient in the base, WE
is the emitter width, NDE is the emitter doping, niE is the
intrinsic carrier concentration in the emitter, DpE is the hole
diffusion coefficient in the emitter, WB is the base width,
NAB is the emitter doping, NCB is the density of states in the
conduction band in the base, NVB is the density of states in
the valence band in the base, NCE is the density of states in
the conduction band in the emitter, NCE is the density of states
in the conduction band in the emitter, EGE is the emitter band
gap, EGB is the base band gap, q is the elementary charge, k
is the Boltzmann’s constant, and T is the temperature. Thus,
by increasing the difference between the emitter band gap
and the base band gap, the current gain will increase. This
is best achieved by making the Ge composition in the base
as large as possible, which will increase IC without changing
IB . Current gain is also inversely proportional to base doping;
thus, the gain could potentially be increased by decreasing the
base doping. However, decreasing the doping results in high
base resistance. Therefore, increasing the Ge composition in
the base allows higher base doping to be used as an alternative
to increasing gain. This, in turn, will reduce the base resis-
tance, which increases the maximum frequency of oscillation
fmax, i.e.,
fmax ≈
√
fT
8πCBCRB
(2)
where fT is the cutoff frequency, and CBC is the base–collector
(BC) capacitance. In addition, there is a need to consider
another restriction for the base doping. If the base doping level
increases, the diffusion from this layer increases. The base
therefore becomes thicker, and there is a need for a thicker
SiGe layer, which is more susceptible to relaxation. This, in
turn, would require a smaller Ge content in the base to avoid
relaxation.
In addition to the aforementioned HBT advantages, we have
explored the benefits of using a strained virtual substrate plat-
form as follows: Using a relaxed Si1−xGex collector allows a
higher Ge content in the Si1−yGey base to be sustained for the
same level of strain in the base as in a conventional pseudomor-
phic Si1−(x−y)Ge(x−y) HBT. A higher strain difference can be
accommodated between the base and the emitter by making the
emitter tensilely strained and the base compressively strained.
Thus, a larger difference in Ge composition, and thus a larger
difference in energy band gap, can be achieved, increasing
bipolar transistor gain.
Previously, technology computer-aided design (TCAD) stud-
ies have predicted enhanced current gains in strained-Si HBTs
[9]. This paper presents the first experimental results for high-
performance strained-Si HBTs, comprising a relaxed Si1−xGex
collector; a compressively strained Si1−yGey base, where y >
x; and a tensile strained-Si emitter. Very large current gain
enhancements are demonstrated compared with pseudomorphic
HBTs and Si bipolar junction transistors (BJTs) coprocessed
for comparison. The strained-Si HBT offers a further extension
of the BJT design space over what can be achieved using a
pseudomorphic HBT approach.
TABLE I
GROWTH SPECIFICATIONS FOR LAYER THICKNESS AND DOPING DENSITY
FOR THE Si BJT, SiGe HBT, AND STRAINED-Si HBT
Material characterization, electrical characterization, and
electrical simulations of the strained-Si HBTs have been car-
ried out and compared with results from coprocessed SiGe
HBTs and Si BJTs. Transmission electron microscopy (TEM),
secondary ion mass spectroscopy (SIMS), and electron energy
loss spectroscopy (EELS) [14] were used to analyze material
properties. TCAD simulations were used to explain the elec-
trical performance by considering material properties and the
transistor architecture.
II. DEVICE FABRICATION
The layer structure and doping levels for the devices are
given in Table I. The generic transistor structure comprises
a relaxed Si1−xGex collector with a compressively strained
Si1−yGey base and a Si emitter grown on top (x ≤ y). For the
strained-Si HBT, y > x > 0, and the emitter is strained Si; for
pseudomorphic HBT, y > x = 0, and the emitter is unstrained;
and for the control Si BJT, x = y = 0. Strained-Si HBTs were
fabricated on a relaxed Si0.85Ge0.15 virtual substrate (x =
0.15) having a compressive Si0.7Ge0.3 (y = 0.3) layer for the
base and capped with a strained-Si layer for the emitter. The
pseudomorphic SiGe HBTs have a Si0.85Ge0.15 base (so that
the compressive strain, proportional to y − x = 0.15, is the
same as in the strained-Si HBT), and Si control BJTs were also
fabricated for comparison.
The material for the Si BJT and both types of HBT was
epitaxially grown on (100) Si wafers in an ASM Epsilon 2000E
RP-CVD reactor using in situ doping. The relaxed SiGe virtual
substrate for the strained-Si HBT was grown at 850 ◦C using
terrace grading with an average rate of 10% Ge · μm−1, topped
with a 1.2-μm-thick constant-composition Si0.85Ge0.15 layer.
For the strained-Si and pseudomorphic SiGe HBTs, the SiGe
base layers were grown at 650 ◦C, having Ge compositions
of 30% and 15%, respectively. To suppress the effect of the
B outdiffusion from the base to the collector and the emitter,
5-nm spacers of undoped SiGe were defined at both the top and
the bottom of the base, with the central 12.5 nm of the SiGe
base having a doping density of 2× 1019 cm−3. For the control
Si devices, the subcollector and the collector were grown at
750 ◦C and 1080 ◦C, respectively. The growth temperature for
all Si capping layers (i.e., the base for the Si BJT and the emitter
for the Si BJT, SiGe HBT, and strained-Si HBT) was 750 ◦C.
Finally, the emitter doping was 5× 1017 cm−3 with a layer
thickness of 30 nm in all the devices.
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Fig. 1. Simplified process flow. (a) Starting material. (b) Structure after mesa
etch. (c) Extrinsic BC link implants. (d) Final transistor. The growth targets for
all dopings and thicknesses are the same, regardless of the different epitaxial
structures for the Si BJT, SiGe HBT, and strained-Si HBT. Quantified values
are shown in Table I. WM = 4 μm, WE = 1 μm, and LE = 10 μm.
A simplified process flow illustrating the main fabrication
stages is shown in Fig. 1, beginning with the starting material
[Fig. 1(a)]. Mesa isolation was used to separate the emitter from
the base and collector contacts, since all layers initially covered
the entire wafer, by etching the material surrounding the emitter
region down to the collector layer, as shown in Fig. 1(b).
An n-type collector link was implanted using P at a dose of
5× 1015 cm−2 and energy of 20 keV, and an extrinsic base was
subsequently implanted using BF2 at a dose of 1× 1015 cm−2
and energy of 35 keV, as shown in Fig. 1(c). Tetraethoxysilane
(TEOS) was used to isolate the structure, and contact windows
were opened for the emitter and collector polycontacts. Heavily
doped n+ polysilicon (P, 5× 1019 cm−3) was deposited for
both contacts. An emitter drive-in step was carried out at
900 ◦C for 10 s, followed by polyetch and a second TEOS oxide
isolation step. A contact window for the base was then opened.
The process concluded with the deposition of Al base, emitter,
and collector contacts with a TiW barrier layer and a forming
gas anneal. The final transistor structure is schematically shown
in Fig. 1(d). The mesa width WM is 4 μm, the emitter opening
width WE is 1 μm, and the length of the transistor LE ,
perpendicular to Fig. 1, is 10 μm. Therefore, due to the large
size, the transistors are suitable for dc characterization but are
not optimized for RF performance.
III. ELECTRICAL CHARACTERIZATION
Fig. 2 shows Gummel plots for the three types of transistors.
The ideality factor for the base current IB is 1.4 for the
strained-Si HBTs, 1.2 for the SiGe HBTs, and 1.4 for the Si
BJTs, indicating that the incorporation of a SiGe base and a
virtual substrate does not increase recombination in the base
for strained-Si HBTs compared with Si BJTs. Similar levels
of recombination are observed at low IB in both the strained-
Si HBTs and the SiGe HBTs. Tensile strain in the strained-
Si HBTs reduces the emitter band gap by ∼0.07 eV, which
may give rise to the slight increase in IB compared with
the coprocessed devices. In all cases, the ideality factor for
the collector current IC was confirmed to be 1, suggesting
that the collector current is only a diffusion current, with no
Fig. 2. Gummel plots for the strained-Si (εSi) HBTs, SiGe HBTs, and Si
BJTs. Strained-Si HBTs exhibit almost 100× larger collector current than SiGe
HBTs and Si BJTs. WE = 1 μm and LE = 10 μm.
contribution from recombination mechanisms. The collector
current is increased by 100× compared with the SiGe HBTs
and 290× compared with the BJTs. The breakdown voltages
BVCEO for the strained-Si HBTs, SiGe HBTs, and Si BJTs
were found to be 2.5, 2.7, and 4.5 V, respectively. The ability
of the layer structure to give simultaneously high β and high
BVCEO is described by the figure of merit β · BVCEO and
is a constant for a given semiconductor [15]. Thus, for a
Si BJT, β · BVCEO should be constant for any emitter, base,
and collector doping profile. The strained-Si HBT exhibited a
much higher β · BVCEO (9250 V) than either the SiGe HBT
(900 V) or the Si BJT (600 V). The increase in β · BVCEO is
15× for the strained-Si HBT compared with that for the Si BJT,
which confirms that relaxed SiGe virtual substrates are a good
platform for high-performance HBTs. Higher BVCEO can be
traded off for lower β, if needed. The BVCB0 value for strained
Si is 7.2 V, which is higher than either SiGe HBT (6.6 V) or
Si BJT (6.6 V). The base sheet resistances are 52 kΩ/sq for
the Si BJT, 27 kΩ/sq for the SiGe HBT, and 25 kΩ/sq for the
strained-Si HBT. There is therefore a substantial decrease in
base resistance, which is beneficial for fmax.
Fig. 3 is a plot of the current gain β as a function of the
base–emitter (BE) voltage VBE at VCB = 0. It is plotted on
a logarithmic scale and shows that the maximum value of β
for the strained-Si HBTs is 3700; for the coprocessed SiGe
HBT, it is 334, and for the Si BJT, it is 135. This represents an
improvement in the gain of the strained-Si HBT by 11× com-
pared with the conventional SiGe HBT and an improvement of
27× compared with the conventional Si BJT. The SiGe HBTs
exhibit values of β comparable with those commonly reported
in the literature for devices having similar Ge content in the
base [16]–[20]. The values of β in the strained-Si HBTs were
found to be larger than those suggested by previous simulations;
however, the relative β improvements compared with the SiGe
HBT and the Si BJT are in good agreement [9]. The increase
in β is mostly attributed to the band-gap difference between the
emitter and the base. The ratio of electron injection into the base
to hole injection into the emitter increases with decreasing band
gap in the base; therefore, larger values of β are achieved with
a higher Ge content in the SiGe base. In this case, the band gap
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Fig. 3. Current gain β versus BE voltage VBE. β is increased by more than
one order of magnitude in the strained-Si HBT, as compared with the SiGe HBT
and the Si BJT. WE = 1 μm and LE = 10 μm.
Fig. 4. Collector current IC versus collector–emitter voltage VCE (trans-
fer characteristics) for the strained-Si HBT. Self-heating effects that cause
a decrease in collector current and negative output conductance are more
pronounced at high base currents. WE = 1 μm and LE = 10 μm.
in the base is 1.17 eV for the Si BJT, 1.04 eV for the SiGe HBT,
and 0.98 eV for the strained-Si HBT [21]. The decrease in band
gap between the SiGe HBT and the strained-Si HBT is smaller
than that between the Si BJT and the SiGe HBT. The reason for
this is that the strain in the base is the same for the strained-
Si HBT and the SiGe HBT, in combination with the band gap
being dependent on both Ge composition and strain.
Fig. 4 shows the common emitter characteristic for the
strained-Si HBT. The decreasing IC with the increasing
collector–emitter voltage VCE is an indication of self-heating
effects (SHEs). As the base current increases, the emitted power
also increases; thus, the effect becomes more pronounced. This
effect is also seen in strained-Si MOSFETs using SiGe virtual
substrates [22]. SiGe has a poor thermal conductivity; thus,
heat cannot easily be dissipated from the device. However, it
is possible to reduce self-heating by using thin virtual substrate
technology [23], [24].
A comparison of the common emitter characteristics for the
strained-Si HBT, SiGe HBT, and Si BJT is shown in Fig. 5.
Fig. 5. Comparison of collector current IC versus collector–emitter voltage
VCE characteristics for strained-Si HBTs, SiGe HBTs, and Si BJTs at IB =
3 μA. Self-heating is observed for strained-Si HBTs, but no SHEs are observed
on Si BJTs and SiGe HBTs. WE = 1 μm and LE = 10 μm.
The collector current in the strained-Si HBT is 7× larger than
that in the SiGe HBT and 22× larger than that in the BJT at
a collector–emitter voltage VCE = 1 V. Clearly, Si BJTs and
SiGe HBTs do not exhibit self-heating. If self-heating in the
strained-Si HBT were to be reduced, then the enhancements in
IC would be even larger. The extracted early voltages VA for
the Si BJT and SiGe HBT were 6.0 and 1.6 V, respectively. The
reduced VA in the SiGe HBT is probably due to the physical
BC junction being located below the SiGe/Si interface, as
shown in Fig. 7(b). As a result, the neutral base region extends
into the Si, where the intrinsic carrier concentration is lower
than in the SiGe base, resulting in a lower VA. The extraction
of VA for the strained-Si HBT produced a positive value due
to self-heating, which depends on IB and, thus, is not reliable.
The correct determination of VA in strained-Si HBTs demands
self-heating correction techniques such as ac conductance
measurements [24].
Diode characteristics measured on BE and base-collector
(BC) diodes are shown in Fig. 6. The higher current levels in
the high positive bias regime suggests a lower series resistance,
due to higher hole mobility in the SiGe collector of the strained-
Si HBT, as compared with Si, in the pseudomorphic SiGe HBT
and Si BJT coprocessed devices. The band-to-band tunneling
current in a diode is [25]
Jb−b =
√
2m∗q3EVapp
4π32E1/2G
exp
(
−4
√
2m∗E1/2G
3qE
)
(3)
where m∗ is the electron effective mass, E is the electric
field, Vapp is the applied reverse voltage, and  is the reduced
Planck’s constant. When the band gap reduces, the tunneling
current increases. This is consistent with Fig. 6(a), since the
reverse current is highest for strained-Si HBT BE diodes and
lowest for Si BJT BE diodes. The BE doping profile will
affect E; however, the doping profile does not differ so much
between the three different structures. Therefore, it is of minor
importance. The ideality factor is highest for strained-Si HBT
BC diodes and lowest for Si BJT BC diodes. This is most
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Fig. 6. I–V characteristics for (a) BE and (b) BC diodes. There is a higher
current level in the high positive bias regime for strained-Si HBTs, as compared
with Si BJTs. This suggests a lower series resistance, due to higher hole
mobility in SiGe, as compared with Si. WE = 1 μm and LE = 10 μm.
likely due to a larger number of defects in the strained-Si HBT,
associated with the virtual substrate.
IV. MATERIAL CHARACTERIZATION
Fig. 7 shows the Ge composition and doping profiles for
each transistor type as measured by SIMS following device
fabrication. SIMS analysis confirms that the target composi-
tions for the Ge and B profiles were met. The B diffusion in
SiGe decreases with increasing Ge content; therefore, the base
doping shows a sharper profile for the strained-Si HBT and
SiGe HBT compared with that for the Si BJT. This can give a
smaller base width and, therefore, a shorter forward transit time.
The final doping concentration in the 5-nm spacers above and
below the base was ∼1018 cm−3 (boron) according to SIMS.
The base Ge content in the strained-Si HBT base is slightly
higher toward the collector end of the base than that toward the
emitter end. This creates an accelerating field for the electrons,
which enhances the gain [26].
Raman spectroscopy confirmed that the strain in the emitter
of the strained-Si HBT was fully maintained following process-
ing. The peak positions in the Raman spectrum shown in Fig. 8
confirm that the virtual substrate is fully relaxed Si0.85Ge0.15
and that tensile strain in the emitter of the strained-Si HBT
Fig. 7. SIMS profiles for (a) Si BJT, (b) SiGe HBT, and (c) strained-Si HBT
structures following device processing. It shows that the target compositions for
the Ge and B profiles were achieved. The B diffusion in SiGe decreases with
increasing Ge content; therefore, the base doping shows a more abrupt profile
for the strained-Si HBT and the SiGe HBT compared with the Si BJT.
is maintained after processing [27]. The base layer is too thin
to be seen in these Raman spectra. The TEM image for the
strained-Si HBT in Fig. 9(a) shows well-defined collector, base,
and emitter layers, having the target thicknesses with even and
abrupt transitions between the layers. In addition, TEM images
confirm that the BE layers are defect free. Fig. 9(b) shows that
the Ge profile measured by EELS has the same thickness and
composition as the SIMS results in Fig. 7(c), with EELS also
showing more Ge toward the collector side of the base. Fig. 10
shows a TEM image and EELS for the pseudomorphic SiGe
HBT. Again, target layer thicknesses are confirmed with even
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Fig. 8. Raman spectra from the strained-Si HBT, SiGe HBT, and Si BJT. The
peak positions in the Raman spectrum for the strained-Si HBT correspond to
the predicted values for a fully relaxed Si0.85Ge0.15 collector/virtual substrate
and a tensile strained-Si emitter after device processing.
Fig. 9. (a) TEM image for the strained-Si HBT showing well-defined collec-
tor, base, and emitter layers. (b) Ge profile measured by EELS, which confirms
the SIMS results.
and sharp transitions between the layers and good agreement
with SIMS in Fig. 7(b).
V. MODELING
The aim of this paper has been to investigate the introduction
of additional design space by changing the strain balance in
Fig. 10. (a) TEM image for the SiGe HBT showing well-defined collector,
base, and emitter layers. (b) Ge profile measured by EELS, which confirms the
SIMS results.
the transistor, so that the emitter and the base are tensile and
compressively strained, respectively, instead of only the base
being compressively strained. The result is that a greater energy
band-gap difference between the emitter and the base can be
achieved, resulting in higher device gain. However, a simple
analysis of performance using (1), including all the changes in
band gap, density of states, and carrier diffusion, overestimates
the gain. The energy band gap in each region is a key to
understanding these devices, since the current is exponentially
changed by this parameter.
The Ge composition in SiGe is known to change the energy
gap. The presence of strain also has an impact, reducing the
Si band gap by around 70 meV in the emitter of the strained-
Si HBT compared with the other devices, where the emitter
is unstrained. The high doping also gives rise to band-gap
narrowing (BGN). In addition to the magnitude of the energy
band gap, the different electron affinity of each material re-
sults in offsets in the conduction band ΔEC and the valence
band ΔEV , and the distribution between these two offsets is
important for HBT modeling in other material systems [28].
The conduction bands in both the SiGe HBT and the strained-Si
HBT exhibit a discontinuity at the BC junction. The conduction
band discontinuity causes a potential barrier that electrons
must overcome through thermionic-field emission (TFE). This
barrier dramatically reduces the effective saturation velocity
veff of the carriers at the BC interface [29]. The amount of
degradation is enhanced if the base extends into the Si region
Authorized licensed use limited to: Newcastle University. Downloaded on May 26,2010 at 13:58:14 UTC from IEEE Xplore.  Restrictions apply. 
PERSSON et al.: STRAINED-SILICON HBT 1249
Fig. 11. Comparison of simulated IC–VBE characteristics when the conduc-
tion band edge discontinuity is included and not included for the (a) SiGe HBT
and (b) strained-Si HBT. When it is not included, there is an overestimation in
the collector current. WE = 1 μm and LE = 10 μm.
that was intended as the collector (see Fig. 7). In the presence
of such a discontinuity in the conduction band, the saturation
velocity can be expressed as [30]
veff ≈ A
∗T
q
√
NCNV
exp
(
−rΔEC
kT
)
(4)
where A∗ is the Richardson’s constant, and r is a fitting
parameter (r < 1). The degradation of β due to this barrier
can be minimized by grading the germanium concentration at
the BC junction [31]. This can be included in a more accurate
description of IC per unit area, i.e.,
IC = q
exp
(
qVBE
mkT
)
− 1
WB∫
0
NAB(x)dx
DnBn2iB
+ NAB(WB)
n2iBveff
(5)
where the doping variation through the base NAB(x) can also
be included. It can be seen from (4) and (5) that the impact
of the conduction band edge discontinuity is to reduce the
collector current IC by reducing veff . The effect of including
the band-gap discontinuity in TCAD simulations of the HBTs
is shown in the plot of log IC versus VBE in Fig. 11. When
it is included, the simulation coincides with the experimental
results. When it is not included, there is a 2× overestimation in
the collector current.
Electrical simulations were performed in Taurus-Medici
[32]. This 2-D simulator was chosen due to its capability
to simulate the changes in physical parameters that occur in
the SiGe system, i.e., changes in band gap, density of states,
affinity, and mobility. The following models were included:
concentration-dependent mobility model (CONMOB), BGN,
Auger recombination (AUGER), and concentration-dependent
Shockley–Read–Hall recombination (CONSRH). Mobility is
dependent on doping concentration, and CONMOB includes
this dependence through lookup tables [32]. The AUGER
and CONSRH models have been used to account for the
generation–recombination processes, which are only important
for the base current at low base voltages (VBE < 0.4 V), where
they increase the base current. The band gap, affinity, and
density of states dependence of the Ge concentration were
included as polynomial functions of the Ge concentration. The
discontinuity in the conduction band, which the electrons must
cross through TFE, was included by using virtual nodes (i.e.,
all nodes are doubled at the interface between two materials)
and by specifying that the electrons must pass the barrier
either through thermionic emission or tunneling by enabling
the thermionic emission and tunneling current models. Finally,
the grain boundaries in the polysilicon contain trapping states
that decrease the hole diffusion length. In this case, the hole
concentration would sharply drop on entering the polysilicon.
The hole mobility and diffusion length have been reduced in
the polysilicon to take these effects into account [13].
The TCAD tool was calibrated by comparing simulations of
Si BJT Gummel plots with the experimental data, and agree-
ment was also excellent for the corresponding IC–VCE plot.
The calibration for the SiGe HBT and the strained-Si HBT was
performed by changing only the band gap, density of states, and
mobility according to standard tabulated changes in the SiGe
system [24]. The base doping profiles were adjusted according
to the SIMS analysis results. Finally, the Ge bump in the
strained-Si HBT base, as shown in Fig. 7(c), was also included
for accuracy. The simulation results are in good agreement
with the experimental results, as shown in Fig. 12, although
the TCAD tool underestimated the base current at low VBE,
particularly for the strained-Si HBT. This is due to a higher level
of recombination current in the experimental devices visible
at low current. The reason that there is a larger increase in
β between the SiGe HBT and the strained-Si HBT than that
between the Si BJT and the SiGe HBT is for a combination of
reasons. β is exponentially dependent on the difference between
the band gap in the base and the emitter, as shown in (1). This
is the reason why a small decrease in band gap can give a large
increase in β. Fig. 7 shows that the Ge concentration in the base
for the strained-Si HBT is close to 35%, and this corresponds
to a band gap of 0.94 eV. Therefore, the effective band-gap
difference between the emitter and the base is 0.13 eV for the
SiGe HBT and 0.16 eV for the strained-Si HBT. The difference
in effective density of states causes a decrease in β by a factor of
0.3 between the SiGe HBT compared with the Si BJT, whereas
it causes an increase in β by a factor of 8.0 for the strained-Si
HBT compared with the SiGe HBT. There is also a conduction
band offset between the base and the collector. This has a
similar size for both the SiGe HBT and the strained-Si HBT.
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Fig. 12. Comparison of TCAD simulations of Gummel plots for the (a) Si
BJT, (b) SiGe HBT, and (c) strained-Si HBT. WE = 1 μm and LE = 10 μm.
This causes a decrease in collector current and, therefore, β, as
shown in (5). The local small peak in the Ge concentration close
to the collector also acts as an accelerating field that increases
β for the strained-Si HBT.
Since a large SHE was observed for the strained-silicon HBT,
electrothermal effects (ETEs) are needed to be introduced in
the simulation to explain the experimental results. The ETE
included the use of thermal boundary conditions and the ni
dependence of local temperature.
VI. CONCLUSION
The first experimental results have been reported for high-
performance strained-Si HBTs, comprising a tensile strained-
Si emitter and a compressively strained Si0.7Ge0.3 base on
top of a relaxed Si0.85Ge0.15 collector. By using a relaxed
virtual substrate and a collector of Si0.85Ge0.15, it is possible
to exploit a greater difference in energy band gaps between the
base and the emitter, leading to much higher gain. Conventional
HBTs are limited in achieving higher gain by strain relaxation
in the base if the Ge composition is too high. The strained-
Si HBTs exhibit a current gain of 3700 compared with 334
for coprocessed pseudomorphic SiGe HBTs and 135 for Si
BJTs. Good ideality factors for the base current confirm that
recombination was not affected by the use of a virtual substrate.
The thick virtual substrate gave rise to self-heating, which may
be reduced with an alternative strain platform such as a thinner
virtual substrate or even strained Si-on-insulator technology.
This paper highlights the benefit of using strain engineering for
bipolar transistor technology.
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